NI PXI/PCI-5421 Specifications

16-Bit 100 MS/s Arbitrary Waveform Generator

このドキュメントには、日本語ページも含まれています。

This document lists specifications for the NI PXI-5421 arbitrary waveform generator. Unless otherwise noted, the following conditions were used for each specification:

- Analog filter enabled.
- Interpolation set to maximum allowed factor for a given sample rate.
- Signals terminated with 50 Ω .
- Direct path set to 1 V_{pk-pk}, Low-Gain Amplifier path set to 2 V_{pk-pk}, and High-Gain Amplifier path set to 12 V_{pk-pk}.
- Sample clock set to 100 mega samples per second (MS/s).

Specifications describe the warranted, traceable product performance over ambient temperature ranges of 0 °C to 55 °C, unless otherwise noted.

Typical values describe useful product performance beyond specifications that are not covered by warranty and do not include guardbands for measurement uncertainty or drift. Typical values may not be verified on all units shipped from the factory. Unless otherwise noted, typical values cover the expected performance of units over ambient temperature ranges of 23 ± 5 °C with a 90% confidence level, based on measurements taken during development or production.

Nominal values (or supplemental information) describe additional information about the product that may be useful, including expected performance that is not covered under Specifications or Typical values. Nominal values are not covered by warranty.

Specifications are subject to change without notice. For the most recent NI 5421 specifications, visit ni.com/manuals.

To access all the NI 5421 documentation, navigate to **Start**» **All Programs**»National Instruments»NI-FGEN»Documentation.



Hot Surface If the NI 5421 has been in use, it may exceed safe handling temperatures and cause burns. Allow the NI 5421 to cool before removing it from the chassis.



Electromagnetic Compatibility Guidelines

This product was tested and complies with the regulatory requirements and limits for electromagnetic compatibility (EMC) as stated in the product specifications. These requirements and limits are designed to provide reasonable protection against harmful interference when the product is operated in its intended operational electromagnetic environment.

This product is intended for use in industrial locations. There is no guarantee that harmful interference will not occur in a particular installation, when the product is connected to a test object, or if the product is used in residential areas. To minimize the potential for the product to cause interference to radio and television reception or to experience unacceptable performance degradation, install and use this product in strict accordance with the instructions in the product documentation.

Furthermore, any changes or modifications to the product not expressly approved by National Instruments could void your authority to operate it under your local regulatory rules.



Caution When operating this product, use shielded cables and accessories.

Contents

| CH 0 | 3 |
|---|----|
| Sample Clock | 15 |
| Onboard Clock | |
| Phase-Locked Loop (PLL) Reference Clock | 19 |
| CLK IN | |
| PFI 0 and PFI 1 | 21 |
| TClk Specifications | |
| DIGITAL DATA & CONTROL (DDC) | |
| Start Trigger | |
| Markers | |
| Arbitrary Waveform Generation Mode | |
| Calibration | |
| Power | |
| Software | |
| Environment | 32 |
| NI PXI-5421 Environment | 32 |
| NI PCI-5421 Environment | |
| Compliance and Certifications | |
| Safety | |
| Electromagnetic Compatibility | |
| CE Compliance | |
| Online Product Certification | |
| Environmental Management | |
| Physical | |
| Where to Go for Support | |
| | |

CH 0 (Channel 0 Analog Output, Front Panel Connector)

| Specification | | | Value | | Comments | | |
|-----------------------|---|--|-------------------------|--------------------------|-----------------------------------|--|--|
| Number of Channels | 1 | | _ | | | | |
| Connector | SMB (jac | k) | | _ | | | |
| Output Voltage | Character | ristics | | | | | |
| Output Paths | provid 5.64 m the Lo when t the Ga 2. The so interm | The software-selectable Main Output path setting provides full-scale voltages from 12.00 V_{pk-pk} to 5.64 mV_{pk-pk} into a 50 Ω load. NI-FGEN uses either the Low-Gain amplifier or the High-Gain amplifier when the Main Output path is selected, depending on the Gain attribute. The software-selectable Direct path is optimized for intermediate frequency (IF) applications and provides full-scale voltages from 0.707 to 1.000 V_{pk-pk}. | | | | | |
| DAC Resolution | 16 bits | 16 bits | | | | | |
| Amplitude and | Offset | | | | | | |
| Amplitude | | | Amplitu | de (V _{pk-pk}) | Amplitude values | | |
| Range | Path | Load | Minimum Value | Maximum Value | assume the full scale of the DAC | | |
| | Direct | 50 Ω | 0.707 | 1.00 | is utilized. If an amplitude | | |
| | | 1 kΩ | 1.35 | 1.91 | smaller than the | | |
| | | Open | 1.41 | 2.00 | minimum value is desired, then | | |
| | Low- 50 Ω 0.00564 | | | | waveforms less than full scale | | |
| | Gain Amplifier | 3.81 | of the DAC can be used. | | | | |
| | | Open | 0.0113 | 4.00 | NI-FGEN | | |
| | High- Gain | 50 Ω | 0.0338 | 12.0 | - compensates for user-specified | | |
| | Amplifier | 1 kΩ | 0.0644 | 22.9 | resistive loads. | | |
| | | Open | 0.0676 | 24.0 | | | |

| Specification | | Value | Comments | | | | |
|-------------------------|--|--|---|-------------------------------------|--|--|--|
| Amplitude Resolution | < 0.06% | | | | | | |
| Offset Range | | Span of ±25% of the amplitude range with increments <0.0014% of amplitude range. | | | | | |
| Maximum Out | put Voltag | e | | | | | |
| Maximum | Path | Load | Maximum Output Voltage (V _{pk}) | The maximum | | | |
| Output Voltage | Direct | 50 Ω | ±0.500 | output voltage of the NI 5421 is | | | |
| | | 1 kΩ | ±0.953 | determined by the amplitude | | | |
| | | Open | ±1.000 | range and the | | | |
| | Low- | 50 Ω | ±1.000 | offset range. | | | |
| | Gain Amplifier | 1 kΩ | ±1.905 | | | | |
| | _ | Open | ±2.000 | | | | |
| | High- | 50 Ω | ±6.000 | | | | |
| | Gain Amplifier | | ±11.43 | | | | |
| | Open ±12.00 | | | | | | |
| Accuracy | | | | | | | |
| DC Accuracy | For the I | All paths are calibrated for amplitude and gain errors. | | | | | |
| | ±0.2% of (within ± | | | | | | |
| | | $\pm 0.4\%$ of amplitude range $\pm 0.05\%$ of offset ± 1 mV (0 to 55 °C) | | | | | |
| | For the I | Amplifier paths also are | | | | | |
| | Gain Acc self-calib Gain Acc | calibrated for offset errors. Specifications valid only for | | | | | |
| | DC Offse | DC Offset Error: ±30 mV (0 to 55 °C) | | | | | |
| | Note: For 2× the ga 8 has an a of 1.5, its equation: | high impedance. | | | | | |
| | ±0.2%× | | | | | | |

| Specification | Value | Comments |
|------------------------------------|---|---|
| AC Amplitude | (+2.0% + 1 mV), (-1.0% – 1 mV) | 50 kHz sine |
| Accuracy | (+0.8% + 0.5 mV), (-0.2% - 0.5 mV), typical | wave. |
| Output Charac | teristics | |
| Output Impedance | 50 Ω nominal or 75 Ω nominal, software-selectable | _ |
| Load Impedance Compensation | Output amplitude is compensated for user-specified load impedances. | |
| Output Coupling | DC | _ |
| Output Enable | Software-selectable. When disabled, CH 0 out is terminated with a 1 W resistor with a value equal to the selected output impedance. | _ |
| Maximum Output Overload | The CH 0 output terminal can be connected to a 50 Ω , ± 12 V (± 8 V for the Direct Path) source without sustaining any damage. No damage occurs if the CH 0 output is shorted to ground indefinitely. | _ |
| Waveform Summing | The CH 0 output supports waveform summing among similar paths—specifically, the output terminals of multiple NI 5421 signal generators can be connected together. | _ |
| Frequency and | Transient Response | |
| Bandwidth | 43 MHz | Measured at –3 dB. |
| Digital Interpolation Filter | Software-selectable finite impulse response (FIR) filter. Available interpolation factors are 2, 4, or 8. | The digital filter is not available for use for Sample clock rates below 10 MS/s. |
| | | Refer to the Effective Sample Rate section for more information about the effect of interpolation on sample rates. |

| Specification | | Value | | Comments | |
|------------------|----------------------------|--|--------------|-----------------|--|
| Analog Filter | Software-selectable | Available on Low-Gain Amplifier and High-Gain Amplifier paths. | | | |
| Passband | | Path | | With respect to | |
| Flatness | Direct | 50 kHz. | | | |
| | -0.4 to +0.6 dB | | | | |
| Pulse | | Analog filter | | | |
| Response | Direct | and Digital Interpolation filter disabled. | | | |
| Rise/Fall Time | <5 ns <4.5 ns, typical* | | | | |
| Aberration | <10%, typical | <5%, typical | <5%, typical | | |

^{*} Specifications apply only to G-revision and later NI PXI-5421 devices (National Instruments part number 189898G-0xL).




Figure 1. Normalized Passband Flatness, Direct Path




Figure 2. Pulse Response, Low-Gain Amplifier Path 50 Ω Load

| Specification | | Comments | | | | | | |
|------------------------|--|---|------------------------|---|--|--|--|--|
| Suggested Max | Suggested Maximum Frequencies for Common Functions | | | | | | | |
| Function | | Path | | Disable the | | | | |
| | Direct | Low-Gain High-Gain Direct Amplifier Amplifier | | Analog filter and the Digital Interpolation | | | | |
| Sine | 43 MHz | 43 MHz | 43 MHz | filter for square, | | | | |
| Square | Not Recommended | 25 MHz | 12.5 MHz | ramp, and triangle. | | | | |
| Ramp | Not Recommended | 5 MHz | 5 MHz | The minimum | | | | |
| Triangle | Not Recommended | 5 MHz | 5 MHz | frequency is <1 mHz. The value depends on memory size and device configuration. | | | | |
| Spectral Chara | cteristics | | | Τ | | | | |
| Signal to Noise and | | Path | T | Amplitude -1 decibel full | | | | |
| Distortion (SINAD) | Direct | Low-Gain Amplifier | High-Gain Amplifier | scale (dBFS). Measured from | | | | |
| 1 MHz | 64 dB | 66 dB | 63 dB | DC to 50 MHz. SINAD at low | | | | |
| 10 MHz | 61 dB | 60 dB | 47 dB | amplitudes is | | | | |
| 20 MHz | 57 dB | 56 dB | 42 dB | limited by a -148 dBm/Hz | | | | |
| 30 MHz | 60 dB | 62 dB | 62 dB | noise floor. All values are | | | | |
| 40 MHz | 60 dB | 62 dB | 62 dB | typical. | | | | |
| 43 MHz | 58 dB | 60 dB | 55 dB | | | | | |

| Specification | | Comments | | | | |
|--------------------------------------|--------------------------------|----------------------------|------------------------|--|--|--|
| Spectral Characteristics (Continued) | | | | | | |
| Spurious-Free Dynamic | | Path | | Amplitude –1 dBFS. | | |
| Range* (SFDR) with Harmonics | Direct | Low-Gain Amplifier | High-Gain Amplifier | Measured from DC to 50 MHz. Also called | | |
| 1 MHz | 76 dB | 71 dB | 58 dB | harmonic distortion. | | |
| 10 MHz | 68 dB | 64 dB | 47 dB | SFDR with | | |
| 20 MHz | 60 dB | 57 dB | 42 dB | harmonics at low amplitudes is | | |
| 30 MHz | 73 dB | 73 dB | 74 dB | limited by a -148 dBm/Hz | | |
| 40 MHz | 76 dB | 73 dB | 74 dB | noise floor. | | |
| 43 MHz | 78 dB | 75 dB | 59 dB | All values are typical and include aliased harmonics. | | |
| SFDR without | | Path | | Amplitude | | |
| Harmonics | Direct | Low-Gain Amplifier | High-Gain Amplifier | -1 dBFS. Measured from DC to 50 MHz. | | |
| 1 MHz | 87dB | 90 dB | 90 dB | SFDR without | | |
| 10 MHz | 86 dB | 88 dB | 90 dB | harmonics at low amplitudes is | | |
| 20 MHz | 79 dB | 88 dB | 88 dB | limited by a -148 dBm/Hz | | |
| 30 MHz | 72 dB | 72 dB | 73 dB | noise floor. | | |
| 40 MHz | 75 dB | 72 dB | 73 dB | All values are typical and | | |
| 43 MHz | 77 dB | 74 dB | 59 dB | include aliased harmonics. | | |
| * Dynamic range is o | lefined as the difference betv | veen the carrier level and | the largest spur. | | | |

| Specification | | Comments | | | | |
|--------------------------------------|------------------------------|------------------------------|------------------------|--|--|--|
| Spectral Characteristics (Continued) | | | | | | |
| 0 to 40 °C | | Path | | | | |
| Total Harmonic Distortion (THD) | Direct | Low-Gain Amplifier | High-Gain Amplifier | -1 dBFS. Includes the 2 nd through the 6 th harmonic. | | |
| 20 kHz | –77 dBc, typical | -77 dBc, typical | -77 dBc, typical | | | |
| 1 MHz | –75 dBc, typical | -70 dBc, typical | -62 dBc, typical | | | |
| 5 MHz | -68 dBc | -68 dBc | –55 dBc | | | |
| 10 MHz | -65 dBc -66 dBc, typical* | -61 dBc -66 dBc, typical* | -46 dBc | | | |
| 20 MHz | -55 dBc -61 dBc, typical* | -53 dBc -61 dBc, typical* | _ | | | |
| 30 MHz | -50 dBc -57 dBc, typical* | -48 dBc -57 dBc, typical* | _ | | | |
| 40 MHz | -47 dBc -54 dBc, typical* | -46 dBc -54 dBc, typical* | _ | | | |
| 43 MHz | -46 dBc -53 dBc, typical* | -45 dBc -53 dBc, typical* | _ | | | |

^{*} Specifications apply only to G-revision and later NI PXI-5421 devices (National Instruments part number 189898G-0xL).

| Specification | | Comments | | |
|---------------|---------------------|-----------------------|------------------------|---|
| 0 to 55 °C | | Path | | Amplitude |
| THD | Direct | Low-Gain Amplifier | High-Gain Amplifier | -1 dBFS. Includes the 2 nd through the 6 th |
| 20 kHz | -76 dBc, typical | -76 dBc, typical | -76 dBc, typical | harmonic. |
| 1 MHz | –74 dBc, typical | -69 dBc, typical | -61 dBc, typical | |
| 5 MHz | -67 dBc | -67 dBc | –54 dBc | |
| 10 MHz | -63 dBc | -60 dBc | -45 dBc | |
| 20 MHz | −54 dBc −57 dBc* | -52 dBc -55 dBc* | _ | |
| 30 MHz | -48 dBc -52 dBc* | -46 dBc -50 dBc* | _ | |
| 40 MHz | -45 dBc -50 dBc* | -41 dBc -47 dBc* | _ | |
| 43 MHz | −44 dBc −49 dBc* | -41 dBc -46 dBc* | _ | |

^{*} Specifications apply only to G-revision and later NI PXI-5421 devices (National Instruments part number 189898G-0xL).

| Specification | | Value | | | | | | |
|--------------------------|--------------------------------------|--------------------|-------------------|--------------------------------------|----------------------|------------------|--|--|
| Spectral Chara | Spectral Characteristics (Continued) | | | | | | | |
| Average Noise Density | | - | olitude nge No | | Average oise Density | | Average noise density at small | |
| | Path | V _{pk-pk} | dBm | $\frac{\text{nV}}{\sqrt{\text{Hz}}}$ | dBm/ Hz | dBFS/ Hz | amplitudes is limited by a –148 dBm/Hz | |
| | Direct | 1 | 4.0 | 18 | -142 | -146.0 | noise floor. | |
| | Low Gain | 0.06 | -20.4 | 9 | -148 | -127.6 | | |
| | Low Gain | 0.1 | -16.0 | 9 | -148 | -132.0 | | |
| | Low Gain | 0.4 | -4.0 | 13 | -145 | -141.0 | | |
| | Low Gain | 1 | 4.0 | 18 | -142 | -146.0 | | |
| | Low Gain | 2 | 10.0 | 35 | -136 | -146.0 | | |
| | High Gain | 4 | 16.0 | 71 | -130 | -146.0 | | |
| | High Gain | 12 | 25.6 | 213 | -120 | -145.6 | | |
| Intermodulation | | | Patl | h | | | Each tone is | |
| Distortion (IMD) | Direc | et | | -Gain lifier | _ | -Gain olifier | -7 dBFS. All values are typical. | |
| 10.2 MHz and 11.2 MHz | –81 dl | Вс | -80 | dBc | -62 | dBc | | |
| 10.6 MHz and 10.8 MHz | –81 dl | Вс | -79 | dBc | -61 | dBc | | |
| 19.5 MHz and 20.5 MHz | –78 dl | Вс | -66 | -66 dBc -54 dBc | | | | |
| 19.9 MHz and 20.1 MHz | –78 dI | Вс | -65 dBc | | -50 dBc | | | |
| 34.0 MHz and 35.0 MHz | -75 dBc | | -58 dBc | | -51 dBc | | | |
| 34.8 MHz and 35.0 MHz | -75 dBc | | -58 | dBc | -51 | dBc | | |
| 42.0 MHz and 43.0 MHz | –75 dl | Вс | -55 | dBc | -51 | dBc | | |
| 42.8 MHz and 43.0 MHz | –75 dl | Вс | -55 | dBc | -50 | dBc | | |




Figure 3. 10 MHz Single-Tone Spectrum, Direct Path, 100 MS/s, Interpolation Factor Set to 4

13



Note The noise floor in Figure 3 is limited by the measurement device. Refer to the *Average Noise Density* specification for more information about this limit.




Figure 4. 10 MHz Single-Tone Spectrum, Low-Gain Amplifier Path, 100 MS/s, Interpolation Factor Set to 4



Note The noise floor in Figure 4 is limited by the measurement device. Refer to the *Average Noise Density* specification for more information about this limit.




Figure 5. Direct Path, two-Tone Spectrum (Typical)



Note The noise floor in Figure 5 is limited by the measurement device. Refer to the *Average Noise Density* specification.

Sample Clock

| Specification | Value | Comments |
|-------------------------|--|---|
| Sample Clock Sources | Internal, Divide-by-N (N ≥ 1) Internal, DDS-based, High-Resolution External, CLK IN (SMB front panel connector) External, DDC CLK IN (DIGITAL DATA & CONTROL front panel connector) | Refer to the Onboard Clock section for more information about internal clock sources. |
| | 5. NI PXI-5421—External, PXI Star trigger (backplane connector) 6. NI PXI-5421—External, PXI_Trig<07> | |
| | (backplane connector) NI PCI-5421—External, RTSI<07> | |

| Specification | Value | | | | Comments | |
|------------------------------------|---------------------------|----------|--------------------------------|--|--|--|
| Sample Rate Range and Resolution | | | | | | |
| Sample Clock Source | Sample Rate Range | | Sample Rate Resolution | | _ | |
| Divide-by-N | 23.84 S/s to 100 | MS/s | | to (100 MS/s) / <i>N</i> 4,194,304) | | |
| High Resolution | 10 S/s to 100 M | MS/s | | 1.06 μHz | | |
| CLK IN | 200 kS/s to 105 | MS/s | | on determined by | | |
| DDC CLK IN | 10 S/s to 105 M | MS/s | | clock source. | | |
| NI PXI-5421 PXI Star Trigger | 10 S/s to 105 M | | | sample clock duty erance 40 to 60%. | | |
| NI PXI-5421 PXI_Trig<07> | 10 S/s to 20 N | IS/s | | | | |
| NI PCI-5421 RTSI<07> | 10 S/s to 20 N | IS/s | | | | |
| Effective Sample | Rate | | | | | |
| | Sample Rate (MS/s) | _ | olation etor | Effective Sample Rate | Effective Sample Rate = | |
| | 10 S/s to 105 MS/s | 1 (0 | Off) | 10 S/s to 105 MS/s | (interpolation factor) × (sample rate) | |
| | 12.5 to 105 MS/s | 4 | 2 | 25 to 210 MS/s | | |
| | 10 to 100 MS/s | 4 | 4 | 40 to 400 MS/s | | |
| | 10 to 50 MS/s | 8 | 8 | 80 to 400 MS/s | | |
| Sample Clock De | elay Range and Res | solution | | | | |
| Sample Clock Source | Delay Adjustment Range | | Delay Adjustment Resolution | | _ | |
| Divide-by-N | ±1 sample clock | period < | | <10 ps | | |
| High- Resolution | ±1 sample clock | period | Sample o | clock period/16,384 | | |
| External (all) | 0 to 7.6 ns | 8 | | <15 ps | | |

| Specification | | | Va | lue | Comments |
|---|--|-------|--------|---------------------------------------|-----------------------------------|
| System Phase Noise and Jitter (10 MHz Carrier) | | | | | |
| Sample Clock Source | System Phase Noise Density (dBc/Hz) Offset | | | System Output Jitter (Integrated from | Specified at 2× DAC oversampling. |
| | 100 Hz | 1 kHz | 10 kHz | 100 Hz to 100 kHz) | |
| NI PXI-5421 Divide-by-N | -107 | -121 | -137 | <1.2 ps rms | |
| NI PCI-5421 Divide-by-N | -110 | -127 | -137 | <2.0 ps rms | |
| High- Resolution* | -109 | -121 | -123 | <4.2 ps rms | |
| NI PXI-5421 CLK IN | -111 | -122 | -135 | <1.2 ps rms | |
| NI PCI-5421 CLK IN | -113 | -125 | -135 | <2.0 ps rms | |
| NI PXI-5421 PXI Star Trigger [†] | -115 | -118 | -130 | <3.0 ps rms | |
| * High-Resolution specifications increase as the sample rate is decreased. † NI PXI-5421 PXI Star trigger specification is valid when the sample clock source is locked to PXI_CLK10 | | | | KI_CLK10 | |
| External Sample Clock Input Jitter Tolerance | Cycle-cycle jitter ±300 ps Period jitter ±1 ns | | | | |

| Specification | Value | | | Comments |
|--|---|----------------------------------|-----------|---|
| Sample Clock E | xporting | | | |
| Exported Sample Clock Destinations | PFI<01> (SMB front panel connectors) DDC CLK OUT (DIGITAL DATA & CONTROL front panel connector) NI PXI-5421—PXI_Trig<06> (backplane connector) NI PCI-5421—RTSI<06> | | | Exported sample clocks can be divided by integer K ($1 \le K \le 4,194,304$). |
| Exported Sample Clock Destinations | Maximum Frequency Jitter (Typical) Duty Cycle | | | _ |
| PFI<01> | 105 MHz | PFI 0: 6 ps rms PFI 1: 12 ps rms | 25 to 65% | |
| DDC CLK OUT | 105 MHz 40 ps rms 40 to 60% | | | |
| NI PXI-5421 PXI_Trig<06> | 20 MHz — — | | | |
| NI PCI-5421 RTSI<06> | 20 MHz | _ | _ | |

Onboard Clock (Internal VCXO)

| Specification | Value | Comments |
|-----------------------|---|----------|
| Clock Source | Internal sample clocks can either be locked to a reference clock using a phase-locked loop or be derived from the onboard VCXO frequency reference. | |
| Frequency Accuracy | ±25 ppm | _ |

Phase-Locked Loop (PLL) Reference Clock

| Specification | Value | Comments |
|--|---|---|
| Sources | NI PXI-5421—PXI_CLK10 (backplane connector) NI PCI-5421—RTSI_7 (RTSI_CLK) CLK IN (SMB front panel connector) | The PLL reference clock provides the reference frequency for the phase-locked loop. |
| Frequency Accuracy | When using the PLL, the frequency accuracy of the NI 5421 is solely dependent on the frequency accuracy of the PLL reference clock source. | _ |
| Lock Time | Typical: 70 ms Maximum: 200 ms | _ |
| Frequency Range | 5 to 20 MHz in increments of 1 MHz. Default of 10 MHz. The PLL reference clock frequency must be accurate to ±50 ppm. | _ |
| Duty Cycle Range | 40 to 60% | _ |
| Exported PLL Reference Clock Destinations | PFI<01> (SMB front panel connectors) NI PXI-5421—PXI_Trig<06> (backplane connector) NI PCI-5421—RTSI<06> | _ |

CLK IN

(Sample Clock and Reference Clock Input, Front Panel Connector)

| Specification | Value | Comments |
|---------------------------|---|----------|
| Connector | SMB (jack) | _ |
| Direction | Input | _ |
| Destinations | Sample clock PLL reference clock | _ |
| Frequency Range | 1 to 105 MHz (sample clock destination and sine waves) 200 kHz to 105 MHz (sample clock destination and square waves) 5 to 20 MHz (PLL reference clock destination) | _ |
| Input Voltage Range | Sine wave: 0.65 to 2.8 V $_{pk-pk}$ into 50 Ω $(0$ dBm to +13 dBm) Square wave: 0.2 to 2.8 V $_{pk-pk}$ into 50 Ω | _ |
| Maximum Input Overload | ±10 V | _ |
| Input Impedance | 50 Ω | _ |
| Input Coupling | AC | _ |

PFI 0 and PFI 1

(Programmable Function Interface, Front Panel Connectors)

| Specification | Value | Comments |
|-------------------------------|---|------------------------|
| Connectors | Two SMB (jack) | _ |
| Direction | Bidirectional | _ |
| Frequency Range | DC to 105 MHz | _ |
| As an Input (Tr | igger) | |
| Destinations | Start trigger | _ |
| Maximum Input Overload | -2 to +7 V | _ |
| V _{IH} | 2.0 V | _ |
| V _{IL} | 0.8 V | _ |
| Input Impedance | 1 kΩ | _ |
| As an Output (I | Event) | |
| Sources | 1. Sample clock divided by integer K ($1 \le K \le 4,194,304$) | _ |
| | 2. Sample clock timebase (100 MHz) divided by integer M ($2 \le M \le 4,194,304$) | |
| | 3. PLL reference clock | |
| | 4. Marker | |
| | 5. Exported start trigger (Out Start Trigger) | |
| Output Impedance | 50 Ω | _ |
| Maximum Output Overload | -2 to +7 V | _ |
| V _{OH} | Minimum: 2.9 V (open load), 1.4 V (50 Ω load) | Output drivers are |
| V _{OL} | Maximum: 0.2 V (open load), 0.2 V (50 Ω load) | +3.3 V TTL compatible. |
| Rise/Fall Time (20 to 80%) | ≤2.0 ns | Load of 10 pF. |

TClk Specifications

National Instruments TClk synchronization method and the NI-TClk instrument driver are used to align the Sample clocks on any number of SMC-based modules in a chassis. For more information about TClk synchronization, refer to the NI-TClk Synchronization Help, which is located within the NI Signal Generators Help.

- Specifications are valid for any number of PXI modules installed in one NI PXI-1042 chassis.
- All parameters set to identical values for each SMC-based module.
- Sample Clock set to 100 MS/s, Divide-by-N, and all filters are disabled.
- For other configurations, including multichassis systems, contact NI Technical Support at ni.com/support.



Note Although you can use NI-TClk to synchronize nonidentical modules, these specifications apply only to synchronizing identical modules.

| Specification | Value | Comments |
|--|--|--|
| Intermodule SMC S | ynchronization Using NI-TClk for Identical | Modules (Typical) |
| Skew | 500 ps | Caused by clock and analog path delay differences. No manual adjustment performed. |
| Average Skew After Manual Adjustment | <10 ps | For information about manual adjustment, refer to the Synchronization Repeatability Optimization topic in the NI-TClk Synchronization Help. For additional help with the adjustment process, contact NI Technical Support at ni.com/support. |
| Sample Clock Delay/Adjustment Resolution | ≤10 ps | _ |

DIGITAL DATA & CONTROL (DDC) Optional Front Panel Connector

| Specification | | Value | | Comments |
|-------------------------------------|-----------------------|----------------------|--------------|---------------------------------------|
| Connector Type | 68-pin VHDCI fem | ale receptacle | | _ |
| Number of Data Output Signals | 16 | | | |
| Control | 1. DDC CLK OUT | (clock output) | | _ |
| Signals | 2. DDC CLK IN (d | clock input) | | |
| | 3. PFI 2 (input) | | | |
| | 4. PFI 3 (input) | | | |
| | 5. PFI 4 (output) | | | |
| | 6. PFI 5 (output) | | | |
| Ground | 23 pins | | | _ |
| Output Signal O | Characteristics (Incl | udes Data Outputs, | DDC CLK OUT, | and PFI<45>) |
| Signal Type | LVDS (Lo | ow-Voltage Different | ial Signal) | _ |
| Signal Characteristics | Minimum | Typical | Maximum | Tested with 100 Ω differential |
| V _{OH} | _ | 1.3 V | 1.7 V | load. |
| V _{OL} | 0.8 V | 1.0 V | _ | Measured at the device front |
| Differential Output Voltage | 0.25 V | _ | 0.45 V | panel. Load capacitance |
| Output Common-Mode Voltage | 1.125 V | _ | 1.375 V | <10 pF. Driver and receiver comply |
| Rise/Fall Time | _ | 0.8 ns | 1.6 ns | with ANSI/TIA/ EIA-644. |
| | | | | Rise time is 20 to 80%. |

| Specification | Va | lue | Comments | |
|-------------------------------|--|---|----------|--|
| Output Signal (| Output Signal Characteristics (Continued) | | | |
| Output Skew | | Skew between any two output ATA & CONTROL front panel | _ | |
| Output Enable/Disable | Controlled through the softward control signals collective terminals go to a high-impeda | ly. When disabled, the output | | |
| Maximum Output Overload | -0.3 to +3.9 V | | _ | |
| Input Signal Ch | naracteristics (Includes DDC | CLK IN and PFI<23>) | | |
| Signal Type | LVDS (Low-Voltage Differen | ntial Signal) | | |
| Input Differential Impedance | 100 Ω | | _ | |
| Maximum Output Overload | -0.3 to +3.9 V | | _ | |
| Signal Characteristics | Minimum | Maximum | _ | |
| Differential Input Voltage | 0.1 V | 0.5 V | | |
| Input Common Mode Voltage | 0.2 V 2.2 V | | | |
| DDC CLK OUT | | | | |
| Clocking Format | Data outputs and markers change on the falling edge of DDC CLK OUT. | | _ | |
| Frequency Range | Refer to the <i>Sample Clock</i> section for more information. | | _ | |
| Duty Cycle | 40 to 60% | | _ | |
| Jitter | 40 ps rms | | _ | |

| Specification | Value | Comments |
|----------------------------|--|----------|
| DDC CLK IN | | |
| Clocking Format | DDC data output signals change on the rising edge of DDC CLK IN. | _ |
| Frequency Range | 10 Hz to 105 MHz | _ |
| Input Duty Cycle Tolerance | 40 to 60% | _ |
| Input Jitter Tolerances | 300 ps pk-pk of cycle-cycle jitter, and 1 ns rms of period jitter. | _ |

Start Trigger

| Specification | Value | Comments |
|----------------|--|----------|
| Sources | 1. PFI<01> (SMB front panel connectors) | _ |
| | 2. PFI<23> (DIGITAL DATA & CONTROL front panel connector) | |
| | 3. NI PXI-5421—PXI_Trig<07> (PXI backplane connector) NI PCI-5421—RTSI<07> | |
| | 4. NI PXI-5421—PXI Star trigger (PXI backplane connector) | |
| | 5. Software (use function call) | |
| | 6. Immediate (does not wait for a trigger). Default. | |
| Modes | 1. Single | _ |
| | 2. Continuous | |
| | 3. Stepped | |
| | 4. Burst | |
| Edge Detection | Rising | _ |

| Specification | Va | lue | Comments |
|--|--|-------------------------------------|---|
| Minimum Pulse Width | 25 ns | | Refer to t _{s1} at NI Signal Generators Help»Devices» NI 5421» Triggering» Trigger Timing. |
| Delay from | Interpolation Factor | Typical Delay | Refer to t _{s2} at |
| Start Trigger to CH 0 Analog Output | Digital Interpolation Filter disabled. | 43 Sample Clock Periods + 110 ns | NI Signal Generators Help»Devices» |
| | 2 | 57 Sample Clock Periods + 110 ns | NI 5421» Triggering» |
| | 4 | 63 Sample Clock Periods + 110 ns | Trigger Timing. |
| | 8 | 64 Sample Clock Periods + 110 ns | |
| Delay from Start Trigger to Digital Data Output | 40 sample clock periods + 11 | 0 ns | _ |
| Trigger Export | ing | | |
| Exported Trigger Destinations | A signal used as a trigger can destination listed in the <i>Destination Markers</i> section. | | _ |
| Exported Trigger Delay | 65 ns (typical) | | Refer to t _{s3} at NI Signal Generators Help»Devices» NI 5421» Triggering» Trigger Timing. |
| Exported Trigger Pulse Width | >150 ns | | Refer to t _{s4} at NI Signal Generators Help»Devices» NI 5421» Triggering» Trigger Timing. |

Markers

| Specification | | Value | | Comments |
|---------------|---|----------------------------------|---|---|
| Destinations | 1. PFI<01> (SMI | 3 front panel connect | ors) | _ |
| | 2. PFI<45> (DIG connector) | ITAL DATA & CON | TROL front panel | |
| | 3. NI PXI-5421— (PXI backplane NI PCI-5421— | connector) | | |
| Quantity | One Marker per Se | gment. | | _ |
| Quantum | Marker position more four samples. | ust be placed at an in | teger multiple of | _ |
| Width | >150 ns | | | Refer to t _{m2} at NI Signal Generators Help» Fundamentals» Waveform» Events» Marker Events. |
| Skew | Destination | With Respect to Analog Output | With Respect to Digital Data Output | Refer to t _{m1} at NI Signal Generators |
| | PFI<01> | ±2 sample clock periods | N/A | Help» Fundamentals» Waveform» |
| | PFI<45> | N/A | <2 ns | Events» |
| | NI PXI-5421 PXI_Trig<06> | ±2 sample clock periods | N/A | Marker Events |
| | NI PCI-5421 RTSI<06> | | | |
| Jitter | 20 ps rms | | | |

Arbitrary Waveform Generation Mode

| Specification | | Va | alue | | Comments |
|-------------------------------|--|---|---|--|----------|
| Memory Usage | The NI 5421 uses the Synchronization and Memory Core (SMC) technology in which waveforms and instructions share onboard memory. Parameters, such as number of segments in sequence list, maximum number of waveforms in memory, and number of samples available for waveform storage, are flexible and user defined. | | | For more information, refer to NI Signal Generators Help» Programming» NI-TClk Synchronization Help. | |
| Onboard Memory Size | 8 MB standard: 8,388,608 bytes | 32 MB option: 33,554,432 bytes | 256 MB option: 268,435,456 bytes | 512 MB option: 536,870,912 bytes | _ |
| Output Modes | Arbitrary Wav | Arbitrary Waveform mode and Arbitrary Sequence mode | | | _ |
| Arbitrary Waveform Mode | | In Arbitrary Waveform mode, a single waveform is selected from the set of waveforms stored in onboard memory and generated. | | | _ |
| Arbitrary Sequence Mode | to generate a so of the sequence associated with which wavefor memory, how generated, and | · · · · · · · · · · · · · · · · · · · | | | |

| Specification | | Va | lue | | Comments |
|---|----------------------------------|-------------------------------|------------------------|------------------------|---|
| Minimum Waveform Size | Trigger Mode | Arbitrary Waveform Mode | Arbitrary Sec | quence Mode | The minimum waveform size is sample rate |
| (Samples) | Single | 16 | 1 | 6 | dependent in Arbitrary |
| | Continuous | 16 | 96 at >: | 50 MS/s | Sequence mode. |
| | | | 32 at ≤: | 50 MS/s | |
| | Stepped | 32 | 96 at >: | 50 MS/s | |
| | | | 32 at ≤: | 50 MS/s | |
| | Burst | 16 | 512 at > | 50 MS/s | |
| | | | 256 at ≤ | 50 MS/s | |
| Loop Count | 1 to 16,777,21 Burst trigger: | | | | _ |
| Quantum | Waveform size | e must be an inte | eger multiple of | four samples. | _ |
| Memory Limit | ts | | | | |
| | 8 MB Standard | 32 MB Option | 256 MB Option | 512 MB Option | All trigger modes except where |
| Arbitrary Waveform Mode, Maximum Waveform Memory | 4,194,176 samples | 16,777,088 samples | 134,217,600 samples | 268,435,328 samples | noted. |
| Arbitrary Sequence Mode, Maximum Waveform Memory | 4,194,120 samples | 16,777,008 samples | 134,217,520 samples | 268,435,200 samples | Condition: One or two segments in a sequence. |

| Specification | Value | | | Comments | |
|---|--|---|---|---|--|
| Arbitrary Sequence Mode, Maximum Waveforms | 65,000 Burst trigger: 8,000 | 262,000 Burst trigger: 32,000 | 2,097,000 Burst trigger: 262,000 | 4,194,000 Burst trigger: 524,000 | Condition: One or two segments in a sequence. |
| Arbitrary Sequence Mode, Maximum Segments in a Sequence | 104,000 Burst trigger: 65,000 | 418,000 Burst trigger: 262,000 | 3,354,000 Burst trigger: 2,090,000 | 6,708,000 Burst trigger: 4,180,000 | Condition: Waveform memory is < 4,000 samples. |

Calibration

| Specification | Value | Comments |
|-------------------------|---|------------------------------------|
| Self-Calibration | An onboard, 24-bit ADC and precision voltage reference are used to calibrate the DC gain and offset. The self-calibration is initiated by the user through the software and takes approximately 75 seconds to complete. | _ |
| External Calibration | The External Calibration calibrates the VCXO, voltage reference, DC gain, and offset. Appropriate constants are stored in nonvolatile memory. | Also known as factory calibration. |
| Calibration Interval | Specifications valid within two years of External Calibration. | _ |
| Warm-up Time | 15 minutes | _ |

Power

| Specification | Typical Operation | Overload Operation | Comments |
|---------------|-------------------|--------------------|---------------------------|
| +3.3 VDC | 1.9 A | 2.7 A | Typical. |
| +5 VDC | 2.0 A | 2.2 A | Overload operation occurs |
| +12 VDC | 0.46 A | 0.5 A | when CH 0 is |
| -12 VDC | 0.01 A | 0.01 A | shorted to ground. |
| Total Power | 21.9 W | 26.0 W | |

Software

| Specification | Value | Comments |
|---|--|----------|
| Driver Software | NI-FGEN is an IVI-compliant driver that allows you to configure, control, and calibrate the NI 5421. NI-FGEN provides application programming interfaces for many development environments. | _ |
| Application Software | NI-FGEN provides programming interfaces for the following application development environments: • LabVIEW • LabWindows™/CVI™ • Measurement Studio | _ |
| | Microsoft Visual C++ .NET Microsoft Visual C/C++ Microsoft Visual Basic | |
| Interactive Control and Configuration Software | The FGEN Soft Front Panel supports interactive control of the NI 5421. The FGEN Soft Front Panel is included on the NI-FGEN driver DVD. Measurement & Automation Explorer (MAX) provides interactive configuration and test tools for the NI 5421. MAX is also included on the NI-FGEN DVD. | _ |
| | You can use the NI 5421 with NI SignalExpress. | |

Environment

NI PXI-5421 Environment



Note To ensure that the NI PXI-5421 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5421 kit. The NI PXI-5421 is intended for indoor use only.

| Specification | Value | Comments |
|-----------------------------------|--|---|
| Operating | 0 to +55 °C in all NI PXI chassis except the following: | _ |
| Temperature | 0 to +45 °C when installed in an NI PXI-101x or NI PXI-1000B chassis. | |
| | Meets IEC 60068-2-1 and IEC 60068-2-2. | |
| Storage Temperature | -25 to +85 °C. Meets IEC 60068-2-1 and IEC 60068-2-2. | _ |
| Operating Relative Humidity | 10 to 90%, noncondensing. Meets IEC 60068-2-56. | _ |
| Storage Relative Humidity | 5 to 95%, noncondensing. Meets IEC 60068-2-56. | _ |
| Operating Shock | 30 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F. | Spectral and jitter specifications could degrade. |
| Storage Shock | 50 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F. | _ |
| Operating Vibration | 5 to 500 Hz, 0.31 g _{rms} . Meets IEC 60068-2-64. | Spectral and jitter specifications could degrade. |
| Storage Vibration | 5 to 500 Hz, 2.46 g _{rms} . Meets IEC 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B. | _ |
| Altitude | 2,000 m maximum (at 25 °C ambient temperature) | |
| Pollution Degree | 2 | _ |

NI PCI-5421 Environment



Note To ensure that the NI PCI-5421 cools effectively, follow the guidelines in the *Maintain Forced-Air Cooling Note to Users* included in the NI 5421 kit. Also, to maximize airflow and extend the life of the device, leave any adjacent PCI slots empty. The NI PCI-5421 is intended for indoor use only.

| Specification | Value | Comments |
|-----------------------------------|---|----------|
| Operating Temperature | 0 to +45 °C. Meets IEC 60068-2-1 and IEC-60068-2-2. | _ |
| Storage Temperature | -25 to +85 °C. Meets IEC 60068-2-1 and IEC-60068-2-2. | _ |
| Operating Relative Humidity | 10 to 90%, noncondensing. Meets IEC 60068-2-56. | |
| Storage Relative Humidity | 5 to 95%, noncondensing. Meets IEC 60068-2-56. | |
| Storage Shock | 50 g, half-sine, 11 ms pulse. Meets IEC 60068-2-27. Test profile developed in accordance with MIL-PRF-28800F. | _ |
| Storage Vibration | 5 Hz to 500 Hz, 2.46 g _{rms} . Meets IEC 60068-2-64. Test profile exceeds requirements of MIL-PRF-28800F, Class B. | _ |
| Altitude | 2,000 m maximum (at 25 °C ambient temperature) | _ |
| Pollution Degree | 2 | _ |

Compliance and Certifications

Safety

This product meets the requirements of the following standards of safety for electrical equipment for measurement, control, and laboratory use:

- IEC 61010-1, EN 61010-1
- UL 61010-1, CSA 61010-1



Note For UL and other safety certifications, refer to the product label or the *Online Product Certification* section.

Electromagnetic Compatibility

This product meets the requirements of the following EMC standards for electrical equipment for measurement, control, and laboratory use:

- EN 61326-1 (IEC 61326-1): Class A emissions; Basic immunity
- EN 55011 (CISPR 11): Group 1, Class A emissions
- AS/NZS CISPR 11: Group 1, Class A emissions
- FCC 47 CFR Part 15B: Class A emissions
- ICES-001: Class A emissions



Note For EMC declarations and certifications, refer to the *Online Product Certification* section.

CE Compliance $\subset \in$

This product meets the essential requirements of applicable European Directives as follows:

- 2006/95/EC; Low-Voltage Directive (safety)
- 2004/108/EC; Electromagnetic Compatibility Directive (EMC)

Online Product Certification

To obtain product certifications and the Declaration of Conformity (DoC) for this product, visit ni.com/certification, search by model number or product line, and click the appropriate link in the Certification column.

Environmental Management

NI is committed to designing and manufacturing products in an environmentally responsible manner. NI recognizes that eliminating certain hazardous substances from our products is beneficial to the environment and to NI customers.

For additional environmental information, refer to the *NI and the Environment* Web page at ni.com/environment. This page contains the environmental regulations and directives with which NI complies, as well as other environmental information not included in this document.

Waste Electrical and Electronic Equipment (WEEE)



EU Customers At the end of the product life cycle, all products *must* be sent to a WEEE recycling center. For more information about WEEE recycling centers, National Instruments WEEE initiatives, and compliance with WEEE Directive 2002/96/EC on Waste Electrical and Electronic Equipment, visit ni.com/environment/weee.

电子信息产品污染控制管理办法 (中国 RoHS)



中国客户 National Instruments 符合中国电子信息产品中限制使用某些有害物质指令 (RoHS)。 关于 National Instruments 中国 RoHS 合规性信息,请登录 ni.com/environment/rohs_china。 (For information about China RoHS compliance, go to ni.com/environment/rohs_china.)

Physical

| Specification | Va | lue | Comments |
|------------------------------|---|---|----------|
| | NI PXI-5421 | NI PCI-5421 | |
| Dimensions | 3U, One Slot, PXI/cPCI module $21.6 \times 2.0 \times 13.0$ cm $(8.5 \times 0.8 \times 5.1$ in.) | $34.1 \times 2.0 \times 10.7$ cm $(13.4 \times 0.8 \times 4.2 \text{ in.})$ | _ |
| Weight | 345 g (12.1 oz) | 419 g (14.8 oz) | _ |
| Front Panel Con | nnectors | | |
| Label | Function(s) | Connector Type | _ |
| CH 0 | Analog Output | SMB (jack) | |
| CLK IN | Sample clock input and PLL reference clock input. | SMB (jack) | |
| PFI 0 | Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output. | SMB (jack) | |
| PFI 1 | Marker output, trigger input, sample clock output, exported trigger output, and PLL reference clock output. | SMB (jack) | |
| DIGITAL DATA & CONTROL | Digital data output, trigger input, exported trigger output, markers, external sample clock input, and sample clock output. | 68-pin VHDCI female receptacle | |

| Specification | Value | Comments | | |
|----------------|--|---|--|--|
| NI PXI-5421 Oı | NI PXI-5421 Only—Front Panel LED Indicators | | | |
| Label | Function | For more | | |
| ACCESS | The ACCESS LED indicates the status of the PCI bus and the interface from the NI 5421 to the controller. | information, refer to the <i>NI Signal</i> <i>Generators Help</i> . | | |
| ACTIVE | The ACTIVE LED indicates the status of the onboard generation hardware of the NI 5421. | · | | |
| Included Cable | | | | |
| | 1 (NI part number 763541-01), 50 Ω , BNC Male to SMB Plug, RG223/U, Double Shielded, 1 m cable. | _ | | |



Note NI PXI-5421 modules of revision D or later are equipped with a modified PXI Express-compatible backplane connector. This modified connector allows the NI PXI-5421 to be supported by hybrid slots in a PXI Express chassis. To determine the revision of an NI PXI-5421 module, read the label on the underside of the NI PXI-5421. The label will list an assembly number in the format 189898*x*-01, where *x* is the revision.

Where to Go for Support

The National Instruments Web site is your complete resource for technical support. At ni.com/support you have access to everything from troubleshooting and application development self-help resources to email and phone assistance from NI Application Engineers.

A Declaration of Conformity (DoC) is our claim of compliance with the Council of the European Communities using the manufacturer's declaration of conformity. This system affords the user protection for electromagnetic compatibility (EMC) and product safety. You can obtain the DoC for your product by visiting ni.com/certification. If your product supports calibration, you can obtain the calibration certificate for your product at ni.com/calibration.

National Instruments corporate headquarters is located at 11500 North Mopac Expressway, Austin, Texas, 78759-3504. National Instruments also has offices located around the world to help address your support needs. For telephone support in the United States, create your service request at ni.com/support and follow the calling instructions or dial 512 795 8248. For telephone support outside the United States, contact your local branch office:

Australia 1800 300 800, Austria 43 662 457990-0, Belgium 32 (0) 2 757 0020, Brazil 55 11 3262 3599, Canada 800 433 3488, China 86 21 5050 9800, Czech Republic 420 224 235 774, Denmark 45 45 76 26 00, Finland 358 (0) 9 725 72511, France 01 57 66 24 24, Germany 49 89 7413130, India 91 80 41190000, Israel 972 3 6393737, Italy 39 02 41309277, Japan 0120-527196, Korea 82 02 3451 3400, Lebanon 961 (0) 1 33 28 28, Malaysia 1800 887710, Mexico 01 800 010 0793, Netherlands 31 (0) 348 433 466, New Zealand 0800 553 322, Norway 47 (0) 66 90 76 60, Poland 48 22 328 90 10, Portugal 351 210 311 210, Russia 7 495 783 6851, Singapore 1800 226 5886, Slovenia 386 3 425 42 00, South Africa 27 0 11 805 8197, Spain 34 91 640 0085, Sweden 46 (0) 8 587 895 00, Switzerland 41 56 2005151, Taiwan 886 02 2377 2222, Thailand 662 278 6777, Turkey 90 212 279 3031, United Kingdom 44 (0) 1635 523545

CVI, LabVIEW, National Instruments, NI, ni.com, the National Instruments corporate logo, and the Eagle logo are trademarks of National Instruments Corporation. Refer to the Trademark Information at ni.com/trademarks for other National Instruments trademarks. The mark LabWindows is used under a license from Microsoft Corporation. Windows is a registered trademark of Microsoft Corporation in the United States and other countries. Other product and company names mentioned herein are trademarks or trade names of their respective companies. For patents covering National Instruments products/technology, refer to the appropriate location: Help»Patents in your software, the patents.txt file on your media, or the National Instruments Patent Notice at ni.com/patents.